FIFO status register
RXFIFO_START_ADDR | This is the offset address of the last received data, as described in I2C_NONFIFO_RX_THRES. |
RXFIFO_END_ADDR | This is the offset address of the last received data, as described in I2C_NONFIFO_RX_THRES. This value refreshes when an I2C_RXFIFO_UDF_INT or I2C_TRANS_COMPLETE_INT interrupt is generated. |
TXFIFO_START_ADDR | This is the offset address of the first sent data, as described in I2C_NONFIFO_TX_THRES. |
TXFIFO_END_ADDR | This is the offset address of the last sent data, as described in I2C_NONFIFO_TX_THRES. The value refreshes when an I2C_TXFIFO_OVF_INT or I2C_TRANS_COMPLETE_INT interrupt is generated. |
RX_UPDATE | Write 0 or 1 to I2C_RX_UPDATE to update the value of I2C_RXFIFO_END_ADDR and I2C_RXFIFO_START_ADDR. |
TX_UPDATE | Write 0 or 1 to I2C_TX_UPDATE to update the value of I2C_TXFIFO_END_ADDR and I2C_TXFIFO_START_ADDR. |
SLAVE_RW_POINT | The received data in I2C slave mode. |